# **Advanced Systems Lab**

Spring 2024

Lecture: Intel Core Family, microarchitecture, execution units

Instructor: Markus Püschel

TA: Tommaso Pegolotti, several more



Eidgenössische Technische Hochschule Zürich Swiss Federal Institute of Technology Zurich

1

# Organization

Research project: Deadline March 8th

Finding team: <a href="mailto:fastcode-forum@lists.inf.ethz.ch">fastcode-forum@lists.inf.ethz.ch</a>

# **Today**

Architecture/Microarchitecture: What is the difference?

In detail: Intel Skylake

Derivation of runtime bounds

Execution units, latency and throughput

Brief: Apple M1-M3 processors

3

3

### **Definitions**

Architecture (also instruction set architecture = ISA): The parts of a processor design that one needs to understand to write assembly code

**Examples:** instruction set specification, registers


Counterexamples: cache sizes and core frequency

### Example ISAs

- x86
- ARM
- MIPS
- POWER
- SPARC

### Some assembly code


4



# SIMD (Single Instruction Multiple Data) Vector Extensions

What is it?

 Extension of the ISA. Data types and instructions for the parallel computation on short (length 2–8) vectors of integers or floats



Names: MMX, SSE, SSE2, ..., AVX, ...

We will have an extra lecture on vector instructions

- What are the challenges?
- How to use them efficiently

# FMA = Fused Multiply-Add

 $x = x + y \cdot z$ 

Done as one operation, i.e., involves only one rounding step


Better accuracy than sequence of mult and add

Natural pattern in many algorithms

```
/* matrix multiplication; A, B, C are n x n matrices of doubles */
for (i = 0; i < n; i++)
  for (j = 0; j < n; j++)
    for (k = 0; k < n; k++)
        C[i*n+j] += A[i*n+k]*B[k*n+j];</pre>
```

Exists only recently in Intel processors

7



### **Definitions**

Microarchitecture: Implementation of the architecture


*Examples:* Caches, cache structure, CPU frequency, details of the virtual memory system


### **Examples**


- Intel processors (Wikipedia)
- AMD processors (Wikipedia)

9


9







Distribute microarchitecture abstraction



### **Runtime Lower Bounds (Cycles) on Skylake** /\* x, y are vectors of doubles of length n, alpha is a double \*/ for (i = 0; i < n; i++)x[i] = x[i] + alpha\*y[i];maximal achievable percentage Number flops? 2n of (vector) peak performance Runtime bound no vector ops: n/2 Runtime bound vector ops: n/8 consider reads only Runtime bound data in L1: n/4 **50** Runtime bound data in L2: n/4 **50** Runtime bound data in L3: 25 n/2 Runtime bound data in main memory: 12.5 Runtime dominated by data movement: Memory-bound

15

### **Runtime Lower Bounds (Cycles) on Skylake** /\* matrix multiplication; A, B, C are n x n matrices of doubles \*/ for (i = 0; i < n; i++)for (j = 0; j < n; j++)for (k = 0; k < n; k++)C[i\*n+j] += A[i\*n+k]\*B[k\*n+j];Number flops? 2n<sup>3</sup> Runtime bound no vector ops: $n^3/2$ consider reads only n<sup>3</sup>/8 Runtime bound vector ops: Runtime bound data in L1: 3n<sup>2</sup>/8 Runtime bound data in main memory: $3n^2/2$ Runtime dominated by data operations (except very small n): Compute-bound

# **Operational Intensity**

Definition: Given a program P, assume cold (empty) cache

```
Operational intensity: I(n) = \frac{W(n)}{Q(n)} #flops (input size n)

#bytes transferred cache \leftrightarrow memory (for input size n)
```

Lower bounds for Q(n) yield upper bounds for I(n)

Sometimes we only consider reads from memory:  $Q_{read}(n) \le Q(n)$  and thus  $I_{read}(n) \ge I(n)$ 

17

**17** 

# **Operational Intensity (Cold Cache)**

```
/* x, y are vectors of doubles of length n, alpha is a double */
for (i = 0; i < n; i++)
  x[i] = x[i] + alpha*y[i];</pre>
```

Operational intensity (reads only):

```
• Flops: W(n) = 2n
```

Memory transfers (doubles): ≥ 2n (just from the reads)

■ Reads (bytes):  $Q_{read}(n)$   $\geq 16n$ 

• Operational intensity:  $I(n) \le I_{read}(n) = W(n)/Q_{read}(n) \le 1/8$ 

# **Operational Intensity (Cold Cache)**

```
/* matrix multiplication; A, B, C are n x n matrices of doubles */
for (i = 0; i < n; i++)
  for (j = 0; j < n; j++)
    for (k = 0; k < n; k++)
        C[i*n+j] += A[i*n+k]*B[k*n+j];</pre>
```

Operational intensity (reads only):

- Flops: W(n) =  $2n^3$
- Memory transfers (doubles): ≥ 3n² (just from the reads)
- Reads (bytes):  $Q_{read}(n)$   $\geq 24n^2$
- Operational intensity:  $I(n) \le I_{read}(n) = W(n)/Q_{read}(n) \le n/12$

19

19

# **Compute/Memory Bound**

A function/piece of code is:

- Compute bound if it has high operational intensity
- Memory bound if it has low operational intensity

A more exact definition depends on the given platform

More details later: Roofline model

### **Superscalar Processor**

Definition: A superscalar processor can issue and execute *multiple instructions in one cycle*. The instructions are retrieved from a sequential instruction stream and are usually scheduled dynamically.

Benefit: Superscalar processors can take advantage of *instruction level* parallelism (ILP) that many programs have

Most CPUs since about 1998 are superscalar

Intel: since Pentium Pro

Simple embedded processors are usually not superscalar

21

21

#### **Execution Units and Ports (Skylake)** Port 0 Port 1 Port 2 Port 5 Port 3 Port 4 Port 6 Port 7 fp fma fp fma load load store SIMD log Int ALU st addr fp mul fp mul st addr st addr shuffle fp add fp add execution units fp mov SIMD log Int ALU fp div fp = floating point log = logic SIMD log Int ALU fp units do scalar and vector flops SIMD log: other, non-fp SIMD ops Int ALU Every port can issue one instruction/cycle Execution Latency Throughput 1/Throughput Unit (fp) [cycles] [ops/cycle] [cycles/issue] Intel calls 1/throughput the throughput! Same exec units for scalar and vector flops fma Same latency/throughput for scalar mul 4 2 0.5 (one double) and AVX vector (four doubles) 2 0.5 add flops, except for div div (scalar) 14 1/4 Check Agner Fog's tables (pp. 278ff) div (4-way) 1/8 Table 2.11 & 2.12 in Intel® 64 and IA-32 Architectures Optimization Reference Manual: Volume 1 Intel Throughput and Latency (Table 7-8. 256-bit Intel® AVX Instructions)

### **Notes on Previous Slide**

The availability of more than one port makes the processor superscalar

Execution units behind different ports can start an operation in the same cycle (superscalar)


Execution units behind the same port cannot start an operation in the same cycle


Adds, Mults and FMAs have throughput of 2 because they have 2 units behind 2 different ports. Each of these units has a throughput of 1

An execution unit with throughput 1 is called fully pipelined

By default the compiler does not use FMAs for single adds or mults

23





### Comments on Intel Skylake Lake µarch


Peak performance: 16 double precision flops/cycle (only reached if SIMD FMA)

- Peak perf. mults: 2 mults/cycle (scalar 2 flops/cycle, SIMD AVX 8 flops/cycle)
- Peak perf. adds: 2 adds/cycle (scalar 2 flop/cycle, SIMD AVX 8 flops/cycle)

L1 bandwidth: two 32-byte loads and one 32-byte store per cycle

Shared L3 cache organized as multiple cache slices for better scalability with number of cores, thus access time is non-uniform

Shared L3 cache in a different clock domain (uncore)



### **About M1 Processor**

Release: November 2020

8 cores: 4 High-performance and 4 energy-efficient cores ISA: ARMv8.4 (includes NEON 128-bit vector extension)

Microarchitecture: Firestorm (High-perf) and Icestorm (Energy-efficient)

Technology: 5nm

Successors (released in October 2021):

- M1 Pro: Same as M1 but with 10 cores and twice L3 cache.
- M1 Max: Same as M1 Pro but with twice L3 cache (also bigger GPU).

Cache	M1 (Firestorm)	M1 (Icestorm)	
L1-I	192K	128K	
L1-D	128K	64K	
L2	12M Shared by four Firestorm cores	4M Shared by Icestorm cores	
L3 (SLC)	16M, 24M (Pro) or 48M (Max). Shared by all cores and GPU.		

https://en.wikichip.org/wiki/apple/mx/m1 https://en.wikipedia.org/wiki/Apple M1

### **Firestorm Microarchitecture**

### Integer ports:

- 1: alu + flags + branch + addr + msr/mrs nzcv + mrs
- 2: alu + flags + branch + addr + msr/mrs nzcv + ptrauth
- 3: alu + flags + mov-from-simd/fp?
- 4: alu + mov-from-simd/fp?
- 5: alu + mul + div
- 6: alu + mul + madd + crc + bfm/extr

### Load and store ports:

- 7: store + amx
- 8: load/store + amx
- 9: load
- 10: load

### FP/SIMD ports:

- 11: fp/simd
- 12: fp/simd
- 13: fp/simd + fcsel + to-gpr
- 14: fp/simd + fcsel + to-gpr + fcmp/e + fdiv + ...

Instruction	Latency [cycles]	Throughput [ops/cycle]	1/Throughput [cycles/issue]
add	3	4	0.25
mul	4	4	0.25
div	10	1	1
load		3	0.33
store		2	0.5

Latency and throughput of FP instructions in double precision. The numbers are the same for scalar and vector instructions.

This information is based on black-box reverse engineering

https://dougallj.github.io/applecpu/firestorm.html

29

29

### **Icestorm Microarchitecture**

### Integer ports:

- 1: alu + br + mrs
- 2: alu + br + div + ptrauth
- 3: alu + mul + bfm + crc

### Load and store ports:

- 4: load/store + amx
- 5: load

### FP/SIMD ports:

- 6: fp/simd
- 7: fp/simd + fcsel + to-gpr + fcmp/e + fdiv + ...

Instruction	Latency [cycles]	Throughput [ops/cycle]	1/Throughput [cycles/issue]
add	3	2	0.5
mul	4	2	0.5
div (scalar) div (2-way)	10 11	1 0.5	1 2
load		2	0.5
store		1	1

Latency and throughput of FP instructions in double precision. The numbers are the same for scalar and vector instructions except for div.

This information is based on black-box reverse engineering

https://dougallj.github.io/applecpu/icestorm.html

30

## Apple M2 (5 nm)

Launched in June 2022

Firestorm/Icestorm → Avalanche/Blizzard <a href="https://en.wikipedia.org/wiki/Apple\_M2">https://en.wikipedia.org/wiki/Apple\_M2</a>

# Apple M3 (3 nm)

Launched October 2023

Avalanche/Blizzard → Everest?/Sawtooth? <a href="https://en.wikipedia.org/wiki/AppleM3">https://en.wikipedia.org/wiki/AppleM3</a>

Detailed information on the execution units seems currently unavailable

31

31

### **Summary**

Architecture vs. microarchitecture

To optimize code one needs to understand a suitable abstraction of the microarchitecture and its key quantitative characteristics

- Memory hierarchy with throughput and latency info
- Execution units with port, throughput, and latency info

Lower bounds on runtime can be derived

- Based on data movement from/to cache/memory
- Based on: (arithmetic) instruction mix in code + throughput and port information

Operational intensity:

- High = compute bound = runtime dominated by data operations
- Low = memory bound = runtime dominated by data movement