Advanced Systems Lab

Spring 2021


Lecture: Optimization for Instruction-Level Parallelism


Instructor: Markus Püschel, Ce Zhang

TA: Joao Rivera, several more

ETH

Eidgenössische Technische Hochschule Zürich Swiss Federal Institute of Technology Zurich





How To Make Code Faster?

It depends!

Memory bound: Reduce memory traffic

- Reduce cache misses
- Compress data

Compute bound: Keep floating point units busy

- Reduce cache misses, register spills
- Instruction level parallelism (ILP)
- Vectorization

Next: Optimizing for ILP (an example)

Chapter 5 in Computer Systems: A Programmer's Perspective, 2nd edition, Randal E. Bryant and David R. O'Hallaron, Addison Wesley 2010 Part of these slides are adapted from the course associated with this book

Superscalar Processor

Definition: A superscalar processor can issue and execute *multiple instructions in one cycle*. The instructions are retrieved from a sequential instruction stream and are usually scheduled dynamically.

Benefit: Superscalar processors can take advantage of *instruction level* parallelism (ILP) that many programs have.

Deep pipelines also require ILP (explained today).

Most CPUs since about 1998 are superscalar

Intel: since Pentium Pro

Simple embedded processors are usually not superscalar


į

ILP

Code

t2 = t0 + t1 t5 = t4 * t3 t6 = t2 + t5

Dependencies



can be executed in parallel and in any order

Hard Bounds: Haswell and Coffee Lake

Haswell

	latency	1/tp = gap
FP Add	3	1
FP Mul	5	0.5
Int Add	1	0.5
Int Mul	3	1

blackboard


Coffee Lake

	latency	1/tp = gap
FP Add	4	0.5
FP Mul	4	0.5
Int Add	1	0.5
Int Mul	3	1

7







Throughput tp = 2/cycle

Gap = 1/tp = 1/2 cycles/issue

How many cycles at least for n mults?

- ceil(n/2) + 4 (considering latency and throughput)
- ceil(n/2) (considering only throughput)

Example Computation: Reduction

Runtime of Reduce (Haswell)

```
void reduce(vec_ptr v, data_t *dest)
{
  int i;
  int length = vec_length(v);
  data_t *d = get_vec_start(v);
  data_t t = IDENT;
  for (i = 0; i < length; i++)
    t = t OP d[i];
  *dest = t;
}</pre>
```


Measured cycles per OP

Method	Int (ad	dd/mult)	Float (ad	dd/mult)
reduce	1.29	2.94	2.95	4.92
bound	0.5	1.0	1.0	0.5

Questions:

- Explain red row
- Explain gray row

This and all following measurements: gcc -O3 -mavx2 -fno-tree-vectorize



Loop Unrolling

Perform 2x more useful work per iteration

How does the runtime change?

Effect of Loop Unrolling

Method	Int (ad	d/mult)	Float (add/mult)			
combine4	1.29	2.94	2.95	4.92		
unroll2	1.0	2.94	2.95	4.92		
bound	0.5	1.0	1.0	0.5		



Helps integer sum a bit

Others don't improve. Why?

Still sequential dependency

```
x = (x OP d[i]) OP d[i+1];
```

13

Loop Unrolling with Separate Accumulators

```
void unroll2_sa(vec_ptr v, data_t *dest)
{
    int length = vec_length(v);
    int limit = length-1;
    data_t *d = get_vec_start(v);
    data_t x0 = IDENT;
    data_t x1 = IDENT;
    int i;
    /* Combine 2 elements at a time */
    for (i = 0; i < limit; i += 2) {
        x0 = x0 OP d[i];
        x1 = x1 OP d[i+1];
    }
    /* Finish any remaining elements */
    for (; i < length; i++)
        x0 = x0 OP d[i];
    *dest = x0 OP x1;
}</pre>
```

Effect on runtime?

Can this change the result of the computation?

Floating point: yes!

Effect of Separate Accumulators


Method	Int (ad	dd/mult)	Float (add/mult)			
combine4	1.29	2.94	2.95	4.92		
unroll2	1.0	2.94	2.95	4.92		
unroll2-sa	0.79	1.49	1.49	2.47		
bound	0.5	1.0	1.0	0.5		



Breaks sequential dependency

15

Separate Accumulators



What changed:

Two independent "streams" of operations

Overall Performance

- N elements, D cycles latency/op
- Should be (N/2+1)*D cycles: cycles per OP ≈ D/2

What Now?

Unrolling & Accumulating

Idea

- Use K accumulators
- Increase K until best performance reached
- Need to unroll by L, K divides L

Limitations

- Diminishing returns:
 Cannot go beyond throughput limitations of execution units
- Large overhead for short lengths: Finish off iterations sequentially

17

Unrolling & Accumulating: FP *


Haswell: FP multiplication

- Gap = cycles/issue = 0.5
- *Latency = 5*

	FP64 *		Unrolling Factor L								
10	K	1	2	3	4	6	8	10	12		
27.0	1	4.92	4.92		4.92		4.92				
Accumulators	2		2.47		2.47		2.47				
ojr	3			1.65		1.65					
n	4				1.24		1.24				
7	6					0.85			0.85		
2	8						0.65				
A	10							0.54			
	12								0.52		

Why 10?





Those have to be independent

Based on this insight: K = #accumulators = ceil(latency/cycles per issue) = ceil(latency * throughput)

Here: K = ceil(5/0.5) = 10

19

Unrolling & Accumulating: FP +

Haswell: FP addition

- Gap = cycles/issue = 1
- *Latency = 3*

	FP64 +			U	nrolling	Factor	L		
S	K	1	2	3	4	6	8	10	12
Accumulators	1	2.95	2.95		2.95		2.95		
ati	2		1.49		1.49		1.49		
Z	3			1.00		1.00			
2	4				1.01		1.01		
7	6					1.01			1.01
100	8						1.00		
d	10							1.01	
	12								1.01

Unrolling & Accumulating: Int *

Haswell: Int multiplication

- Gap = cycles/issue = 1
- *Latency = 3*

	Int *			U	Inrolling	Factor	L		
S	K	1	2	3	4	6	8	10	12
Dr.	1	2.94	2.94		2.93		2.93		
ati	2		1.49		1.49		1.49		
Accumulators	3			1.00		1.00			
M	4				1.00		1.00		
7	6					1.01			1.00
100	8						1.01		
4	10							1.01	
	12								1.01

21

Unrolling & Accumulating: Int +

Haswell: Int multiplication

- Gap = cycles/issue = 0.5
- *Latency = 1*


	Int +			U	nrolling	Factor	L		
6	K	1	2	3	4	6	8	10	12
Or	1	1.29	1.00		1.00		1.00		
Accumulators	2		0.79		0.58		0.53		
η	3			0.74		0.56			
7	4				0.58		0.55		
7,	6					0.56			0.53
100	8						0.53		
d	10							0.53	
	12								0.53

Interesting question: what exactly happens here?

Haswell vs. Coffee Lake: FP +

FP64 +	Unrolling Factor L										
K	1	2	3	4	6	8	10	12			
1	2.95	2.95		2.95		2.95					
2		1.49		1.49		1.49					
3			1.00		1.00						
4				1.01		1.01					
6					1.01			1.01			
8						1.00					
10							1.01				
12								1.01			
EDC4 :				115							

Haswell: Latency = 3 Gap = 1



Coffee Lake: Latency = 4 Gap = 0.5

Says something about porting processor-tuned code

23

Summary (ILP)

Deep pipelines require ILP for good throughput

ILP may have to be made explicit in program

Potential blockers for compilers

- Reassociation changes result (floating point)
- Too many choices, no good way of deciding

Unrolling

- By itself does usually nothing (branch prediction works usually well)
- But may be needed to enable additional transformations (here: reassociation)

How to program this example?

- Solution 1: program generator generates alternatives and picks best
- Solution 2: use model based on latency and throughput